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The current transport across a p-Ge/n-Si diode structure obtained by direct wafer bonding and layer
exfoliation is analysed. A low temperature anneal at 400 C for 30 min was used to improve the
forward characteristics of the diode with the on/off ratio at 1 V being >8000. Post anneal, the
transport mechanism has a strong tunnelling component. This fabrication technique using a low
thermal budget (T 400 C) is an attractive option for heterogeneous integration. VC 2012
American Institute of Physics. [doi:10.1063/1.3688174]
Germanium (Ge) due to its compatibility with silicon
(Si) processing is recognized as the best candidate for
expanding the range of functions on complementary metal
oxide semiconductor (CMOS)-based devices and circuits.1,2
Monolithic integration by the deposition of high-quality sin-
gle crystalline Ge layer onto Si is impeded by the lattice mis-
match of about 4% leading to a high density of threading
dislocations in the Ge epitaxial layer and requires high tem-
perature post-growth annealing cycles.3 An alternative
approach which avoids the epitaxial relationship and could
be done with low thermal budget is direct wafer bonding fol-
lowed by removal of all but a thin layer of the material being
transferred. The technique (Smart CutTM (Ref. 4)) typically
uses hydrogen implantation to form a sub-surface damaged
layer which permits the separation (called exfoliation) of the
top part of a wafer from its substrate after bonding. This
technique does not require controlled wafer thinning as
required with bulk wafer bonding.
To date, Si-on-insulator (SOI),5 strained SOI,6 Ge-on-
insulator (GeOI),7 and SiGe-on-insulator (SGOI)8 substrates
as well as Si n–p junctions9 have been fabricated using this
technique. More recently, Si/Ge junctions were fabricated by
nanomembrane bonding where the junction is dominated by
Fowler–Nordheim tunnelling leakage current.10 In this letter,
we perform a proof of concept of p-Ge/n-Si integration by
using wafer bonding and layer exfoliation with a low thermal
budget followed by the fabrication, characterisation, and
analysis of the electrical transport across the interfacial oxide
which is present between the p-Ge and n-Si regions.
To realise the Ge/Si diodes, a protective 100 nm thick
layer of plasma enhanced chemical vapour deposition silicon
dioxide was deposited on a p-Ge (gallium doped,
resistivity¼ 0.05 X cm) substrate. The Ge substrate was then
implanted at room temperature with Hþ2 ions at a dose of
5 1016 cm2 and energy of 180 keV without active chuck
cooling to create a defective blistered region below the sur-
face. Following the implant, the oxide layer was removed in
a dilute hydrofluoric acid solution. An nþ-Si (phosphorous
doped, resistivity¼ 0.001 X cm) host wafer and the p-Ge
donor wafer were cleaned in a dilute ammonium hydroxide–
hydrofluoric acid–DI water using standard cleaning 1 (SC1)
solution with ozone for the Si wafer and without ozone for
the hydrogen-implanted Ge wafer.11 The wafers were then
loaded in an Applied Microengineering Limited (AML)
AW04 aligner bonder chamber which was pumped down to
105 mbar and exposed for 10 min to oxygen free radicals
generated by a remote plasma ring at 100 W. The chamber
pressure during remote plasma exposure was 1 mbar. The
wafers were then bonded under a force of 1 kN applied for
5 min at a chamber pressure of 105 mbar. The wafers were
annealed in situ at 100 C for 1 h with an applied force of
500 N followed by an ex situ annealing at 130 C for 24 h in
order to enhance the bond strength and induce hydrogen pla-
telet nucleation. The higher the annealing temperature, the
higher the bond strength; however, it is desirable that the
splitting temperature is low enough to avoid stress problems
associated with the difference in the thermal expansion coef-
ficients. The layer exfoliation was triggered by a short time
(5 min) anneal at 300 C by increasing the pressure inside the
blisters. The ramp-up rate was set to 0.5 C/min in all anneal-
ing steps. Since hydrogen can diffuse out from the surface
during the bonding process, the low temperature bonding
step produces a more concentrated hydrogen profile at the
peak implantation region due to the low diffusion coefficient
of hydrogen in Ge at low temperatures.12 After layer exfolia-
tion a thin Ge film, which is 680 nm thick, remained bonded
to the Si wafer. It has been shown for the same implant con-
ditions that there is an approximately 150 nm thick “damage-
free” region in the transferred Ge film located at the Ge
bonded interface.13
The electrical transport across the p-Ge/nþ-Si junction
was measured on fabricated mesa diodes (Fig. 1). Ohmic
contacts were made using Ti/Au (25/250 nm) deposited by e-
beam evaporation. The circular mesa structures ranging in
diameter from 100 lm to 500 lm were formed by SF6/C4F8
reactive ion etching through the junction to a depth of
2.5 lm. No passivation layers were used on the mesa side-
wall. After the initial measurements, an annealing step was
carried out for 30 min at 400 C in H2/N2 (0.05/0.95) atmos-
phere in order to improve the performance of the devices.
The entire fabrication process is done with temperature
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400 C and is compatible with the backend processing of
CMOS microelectronics.
Fig. 2(a) shows the log current versus voltage (I–V)
characteristic of a 100 lm-diameter device with the inset
showing the characteristics on a linear scale. The I–V curve
exhibits rectifying behaviour before the anneal, but the for-
ward bias current is limited. After the annealing step a supe-
rior I–V characteristic is obtained with an on/off current ratio
of >50 000 and >8000 at 0.5 V and 1 V, respectively.
The annealing step has improved the ideality factor of the
forward current of the diodes from 5.48 to 2.28. The forward
resistance also shows a reduction from 245 X to 15 X, both
of which are indications of the improvement in the diode
behaviour. Fig. 2(b) shows the current versus mesa diameter
at 1 V reverse bias before and after annealing. The leakage
current can be divided into contributions from a bulk leakage
current (proportional to device area) and a surface leakage
current (proportional to device diameter). Before annealing,
the bulk reverse current density was 10.5 mA/cm2 and the
surface leakage current was 31.8 lA/cm. However, after
annealing, the bulk leakage current component is increased
(Jbulk¼ 27.8 mA/cm2), and the surface leakage is decreased
to 9.55 lA/cm. This suggests that the annealing in H2/N2 am-
bient passivates the sidewall dangling bonds and possible
damage due to the dry etching. However, the bulk current
density is increased which can also be seen in Fig. 2(a). Dif-
ferent surface treatments using dilute hydrofluoric acid and
hydrochloric acid were performed after annealing but did not
affect the I–V characteristic of the diodes.
The carrier conduction mechanism was analysed by
performing temperature dependent (20 C to 100 C) I–V
measurements before and after the annealing step. The
reverse leakage current was fit to J ¼ A  expðEa=kTÞ,
where J is the diode current density, A is a constant, and Ea
is the activation energy. Fig. 3 shows the Arrhenius-fit plots
of J (in log scale) versus 1/kT for two different reverse bias
voltages before annealing. As can be seen, the current den-
sity decreases when the measurement temperature is
decreased. The value of Ea at 1 V and 2 V is 0.36 eV and
0.3 eV, respectively, which corresponds to almost half the
Ge bandgap (Eg,Ge¼ 0.66 eV). This suggests that the
generation–recombination current (or trap-assisted tunnel-
ling) in the space charge region is dominant for the devices.
Although the depletion region in the reverse bias regime
expands mostly in the Ge layer, the origin of the
generation–recombination component is not due to the qual-
ity of Ge film since capacitance–voltage measurements show
that the depletion region is in the “damage-free” region of
the transferred Ge film.
After annealing, the value of Ea at 1 V and 2 V is
0.022 eV and 0.013 eV, respectively, which is much smaller
than the Ge bandgap (inset of Fig. 3). Thus, the leakage cur-
rent density is relatively temperature independent and the
conduction mechanisms are likely to be direct and band-to-
band tunnelling through the interfacial oxide rather than
FIG. 1. (Color online) Schematic illustration of the Ge/Si diode made by
hydrogen implantation and layer transfer technique. The diode diameter
ranges from 100lm to 500lm.
FIG. 2. (Color online) (a) I–V characteristic of a 100lm-diameter diode
before and after annealing. The ideality factor of the diode is 5.48 before
annealing and 2.28 after annealing. The inset shows the I–V characteristic in
linear scale. (b) Current versus device diameter at 1 V reverse bias before
and after annealing; circular and square symbols: measured data; solid lines:
fit from bulk leakage (per unit area) and surface leakage (per unit diameter).
FIG. 3. (Color online) Current density versus 1/kT at 1 V and 2 V reverse
bias voltages before annealing. The circular and square symbols are the
measured data and the solid lines are the Arrhenius-fit plots. The inset shows
the same plot after annealing. The value of the activation energy at each bias
voltage is also shown.
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generation–recombination mechanism.10 This can also be
confirmed by the improvement of the diode ideality factor af-
ter the heat treatment (see Fig. 2(a)). As shown in Fig. 4, the
trap energy level is close to the Ge valance band edge and,
therefore, below the Fermi level at equilibrium. Assuming
the traps to be acceptor-type, these traps would be negatively
charged when filled with electron14 and hence play a signifi-
cant role in carrier transport by pulling the holes in the Ge
substrate toward the Ge/oxide interface which in turn causes
Ge band bending upward at low reverse voltages (Fig. 4(a)–
left). As a result, electrons directly tunnel through the oxide
from Ge valance band to Si conduction band. The band
bending caused by traps would be less effective by increas-
ing the reverse bias voltage as shown in Fig. 4(a)– right.
In the forward bias condition, as shown in Fig. 4(b), car-
rier transport starts with the electrons tunnelling through the
oxide from Si conduction band to Ge conduction band. At
low forward bias voltages (Fig. 4(b)– left), only the electrons
at the tail of the Fermi distribution function of the Si conduc-
tion bank can travel to Ge conduction band by tunnelling
directly through oxide. By increasing the bias voltage, the
electrons which are close to the Fermi level contribute to the
current. Based on the exponential behaviour of the Fermi
distribution function, the current in the forward bias (in log
scale) increases linearly with voltage; however, after reach-
ing high enough bias voltage (0.9 V), carriers below the
Fermi level can travel to Ge conduction band (Fig. 4(b)–
right) and the current is limited by the series resistance.
In conclusion, we have shown low thermal budget wafer
bonding and layer exfoliation of a 680 nm thick p-type Ge
film to bulk n-type Si substrate by fabricating Ge/Si diodes
on this bonded pair. A high Ion/Ioff ratio is obtained after low
temperature annealing with a significant improvement of
diode ideality factor. By performing electrical measurements
at different temperatures, the carrier transport mechanism is
shown to be dominated by generation–recombination com-
ponent before annealing and due to direct tunnelling in for-
ward bias and band-to-band tunnelling in reverse bias after
annealing.
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FIG. 4. (Color online) Schematic representation of the Ge/Si band diagram
illustrating different carrier transport mechanisms in (a) reverse bias and (b)
forward bias regimes. In this figure, DT and BBT stand for direct tunnelling
and band-to-band tunnelling, respectively.
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